Test Project
Signals | Processes
behv Architecture Reference

Processes

PROCESS_0  ( clock , count , clear )
 Counter logic.

Signals

count_reg  std_logic_vector ( n - 1 downto 0 )
 {Counter register,Down counter with n bits}

The documentation for this class was generated from the following file: